Patterning of silicon nitride for CMOS gate spacer technology. III. Investigation of synchronously pulsed CH3F/O2/He plasmas - FMNT - Fédération Micro- et Nano- Technologies Accéder directement au contenu
Article Dans Une Revue Journal of Vacuum Science and Technology Année : 2014

Patterning of silicon nitride for CMOS gate spacer technology. III. Investigation of synchronously pulsed CH3F/O2/He plasmas

Fichier non déposé

Dates et versions

hal-00968799 , version 1 (01-04-2014)

Identifiants

Citer

R. Blanc, F. Leverd, Maxime Darnon, G. Cunge, S. David, et al.. Patterning of silicon nitride for CMOS gate spacer technology. III. Investigation of synchronously pulsed CH3F/O2/He plasmas. Journal of Vacuum Science and Technology, 2014, B 32 ,, pp.021807. ⟨10.1116/1.4867357⟩. ⟨hal-00968799⟩
40 Consultations
0 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More