Skip to Main content Skip to Navigation
New interface

Etude de de l'intégration 3D et des propriétés physiques de nanofils de silicium obtenus par croissance. Réalisation de capacités ultra-denses

Abstract : The main focus of microelectronic industry has been to increase the number of integrated transistors in each circuit thanks to the device miniaturization. However, due to the increasing manufacturing and development costs combined with the increase of parasitic phenomena in transistors when the dimensions decrease, the microelectronic industry is now focusing on the three-dimensional integration in which strategy, the circuits are stacked. The next step of this tendency will be able to consist in a component stacking inside the same three-dimensional circuit. In this context, the catalyzed CVD grown silicon nanowires are a very promising material since they can be grown with a crystalline structure without any epitaxial relationship. They can also have nanoscale dimensions without any aggressive photolithography step. We report in this thesis, the nanowire integration in high density MOS and MIM capacitors using the high developed surface of a nanowire assembly. This way, we have obtained capacitance densities of 22 µF/cm² and of 9 µF/cm² for MOS and MIM capacitors respectively. In this work, we present how the devices have been designed, fabricated and characterized from the nanowire growth to the complete devices. We have also studied the main steps of the nanowire integration MOS transistors for the interconnects. A guided nanowire growth process has been developed and the interface quality of a low temperature deposited gate stack has been investigated. This study is based on a comparison of MOS capacitor electrical performances between catalyzed and unanalyzed silicon nanowires obtained by selective epitaxial growth. The catalyzed nanowires show a very good interface quality with a gate stack composed of alumina and titanium nitride. The technologies developed in this thesis open new opportunities for the 3D integration of devices on the same chip.STAR
Document type :
Complete list of metadata

Cited literature [78 references]  Display  Hide  Download
Contributor : ABES STAR :  Contact
Submitted on : Thursday, September 5, 2013 - 3:13:55 PM
Last modification on : Friday, March 25, 2022 - 9:41:04 AM
Long-term archiving on: : Friday, December 6, 2013 - 4:21:14 AM


Version validated by the jury (STAR)


  • HAL Id : tel-00858497, version 1



Paul-Henry Morel. Etude de de l'intégration 3D et des propriétés physiques de nanofils de silicium obtenus par croissance. Réalisation de capacités ultra-denses. Autre. Université de Grenoble, 2011. Français. ⟨NNT : 2011GRENT071⟩. ⟨tel-00858497⟩



Record views


Files downloads