Characterization and electrical modeling of polycrystalline silicon vertical thin film transistors - Microelectronics & Microsensors Accéder directement au contenu
Article Dans Une Revue Solid-State Electronics Année : 2020

Characterization and electrical modeling of polycrystalline silicon vertical thin film transistors

Résumé

Thin film transistors (TFTs) with lateral channels are limited in current density due to the design rule. For many applications with improved integration, the introduction of vertical channels reduces channel lengths while increasing current density per unit surface area. In previous works, vertical TFTs have been designed and manufactured using low-temperature polycrystalline silicon technology (T ≤ 600 °C), with a solid phase crystallization (SPC) based process. In this case, the introduction of an insulating layer between source and drain films has resulted in a significant improvement in the electrical characteristics, mainly in the On/Off state current (Ion/Ioff) ratio. However, the active layer is deposited on the sidewalls obtained by plasma etching, and the etching process results in morphological defects on the sidewalls that adversely affect the electrical characteristics. The purpose of this paper is to understand the origin and effects of these defects using different models. Thus, the transfer characteristics are analyzed in detail, with Suzuki method to calculate the density of states, while subthreshold slope method and Grünewald method are adopted to verify the Suzuki method for the deep and shallow trap densities, respectively. These methods provide an approach for DOS calculation independent of temperature-related measurement.
Fichier principal
Vignette du fichier
Zhang et al-2020-Characterization and electrical modeling of polycrystalline silicon vertical.pdf (2.52 Mo) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-02891811 , version 1 (09-07-2020)

Identifiants

Citer

P Zhang, Emmanuel Jacques, Régis Rogel, Laurent Pichon, Olivier Bonnaud. Characterization and electrical modeling of polycrystalline silicon vertical thin film transistors. Solid-State Electronics, 2020, 171, pp.107798. ⟨10.1016/j.sse.2020.107798⟩. ⟨hal-02891811⟩
45 Consultations
110 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More