Hot-carrier evaluation of a zero-cost transistor developed via process optimization in an embedded non-volatile memory CMOS technology - IM2NP- UMR 7334 Accéder directement au contenu
Article Dans Une Revue Microelectronics Reliability Année : 2021

Hot-carrier evaluation of a zero-cost transistor developed via process optimization in an embedded non-volatile memory CMOS technology

Résumé

A new transistor architecture is developed by reusing already existing fabrication process bricks in an embedded nonvolatile memory (eNVM) sub-40 nm CMOS technology, resulting in a middle-voltage zero-cost transistor, ideal for lowcost products. TCAD simulations are undertaken to confirm the feasibility of the process optimization and predict the transistor performance. The new transistor is fabricated then electrically characterized. The new device shows good analogue performances for no cost added. A hot-carrier injection (HCI) degradation evaluation is performed and confirms the reliability of the device. .
Fichier principal
Vignette du fichier
MICREL-Paul.pdf (803.78 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)

Dates et versions

hal-03500203 , version 1 (06-01-2022)

Identifiants

Citer

P. Devoge, Hassen Aziza, P. Lorenzini, F. Julien, A. Marzaki, et al.. Hot-carrier evaluation of a zero-cost transistor developed via process optimization in an embedded non-volatile memory CMOS technology. Microelectronics Reliability, 2021, 126, pp.114265. ⟨10.1016/j.microrel.2021.114265⟩. ⟨hal-03500203⟩
97 Consultations
124 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More