Multi-level Latency Evaluation with an MDE Approach - Equipe System on Chip Accéder directement au contenu
Communication Dans Un Congrès Année : 2018

Multi-level Latency Evaluation with an MDE Approach

Résumé

Designing embedded systems includes two main phases: (i) HW/SW Partitioning performed from high-level functional and architecture models, and (ii) Software Design performed with significantly more detailed models. Partitioning decisions are made according to performance assumptions that should be validated on the more refined software models. In this paper, we focus on one such metric: latencies between operations. We show how they can be modeled at different abstraction levels (partitioning, SW design) and how they can help determine accuracy of the computational complexity estimates made during HW/SW Partitioning.
Fichier principal
Vignette du fichier
modelsward2018.pdf (616.84 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-01670546 , version 1 (21-10-2019)

Identifiants

Citer

Daniela Genius, Letitia W. Li, Ludovic Apvrille, Tullio Tanzi. Multi-level Latency Evaluation with an MDE Approach. 6th International Conference on Model-Driven Rngineering and Software Development (MODELSWARD 2018), Jan 2018, Funchal, Portugal. ⟨10.5220/0006535902950302⟩. ⟨hal-01670546⟩
347 Consultations
67 Téléchargements

Altmetric

Partager

Gmail Facebook X LinkedIn More