A hardware efficient 3-bit second-order dynamic element matching circuit clocked at 300MHz

Abstract : A robust and hardware efficient dynamic element matching (DEM) algorithm is developed and used to design a 4th-order bandpass (BP) mismatch-shaping circuit, moved inside the feedback loop of a 6th-order bandpass continuous-time delta-sigma modulator. This algorithm is based on a shortened tree-structured scheme (STDEM) which can assure a stable high order mismatch-shaping with a modest circuit volume. The modulator has a 3-bit quantizer and 8 thermometric feedback DAC's cells. The designed DEM's circuits is simulated in 0.35μ- CMOS which can be clocked up to 300-MHz. The mismatch error floor is decreased of about 35dB in the band of interest. Its related circuit occupies of about 0.22mm2 area.
Complete list of metadatas

Cited literature [9 references]  Display  Hide  Download

https://hal-supelec.archives-ouvertes.fr/hal-00257788
Contributor : Karine El Rassi <>
Submitted on : Wednesday, February 20, 2008 - 12:11:01 PM
Last modification on : Thursday, March 29, 2018 - 11:06:03 AM
Long-term archiving on : Thursday, May 20, 2010 - 11:05:23 PM

File

Najafiaghdam_ISCAS2006_STDEM_R...
Files produced by the author(s)

Identifiers

Collections

Citation

Esmaeil Najafi Aghdam, Philippe Benabes. A hardware efficient 3-bit second-order dynamic element matching circuit clocked at 300MHz. International Symposium on Circuits and Systems, May 2006, Island of Kos, Greece. pp.2977-2980, ⟨10.1109/ISCAS.2006.1693250⟩. ⟨hal-00257788⟩

Share

Metrics

Record views

175

Files downloads

405