A clock network of distributed ADPLLs using an asymmetric comparison strategy

A. Korniienko 1 Eric Colinet 2 Gérard Scorletti 3 E. Blanco 3 Dimitri Galayko 4 Jérôme Juillard 5
1 CEA-LETI - Laboratoire d'Electronique et des Technologies de l'Information
2 DSYS - Département Systèmes
3 Ampère
4 CIAN - Circuits Intégrés Numériques et Analogiques
LIP6 - Laboratoire d'Informatique de Paris 6
5 E3S - Supélec Sciences des Systèmes [Gif-sur-Yvette]
Abstract : in this paper, we describe an architecture of a distributed ADPLL (All Digitall Phase Lock Loop) network based on bang-bang phase detectors that are interconnected asymmetrically. It allows an automatic selection between two operating modes (uni- and bidirectional) to avoid mode-locking phenomenon, to accelerate the network convergence and to improve the robustness to possible network failures in comparison to simple unidirectional mode.
Document type :
Conference papers
Complete list of metadatas

Cited literature [6 references]  Display  Hide  Download
https://hal-supelec.archives-ouvertes.fr/hal-00520988
Contributor : Karine El Rassi <>
Submitted on : Friday, September 24, 2010 - 4:39:32 PM
Last modification on : Tuesday, May 14, 2019 - 11:03:37 AM
Long-term archiving on : Saturday, December 25, 2010 - 2:41:13 AM

File

ISCAS_Kornienko.pdf
Files produced by the author(s)

Identifiers

Collections

CEA | EC-LYON | SUPELEC | INSMI | LIP6 | UPMC | AMPERE | DRT | TDS-MACS | LIP6-CIAN | UNIV-LYON1 | INSA-LYON | LETI | INSA-GROUPE | SORBONNE-UNIVERSITE | CEA-GRE | SU-SCIENCES

Citation

A. Korniienko, Eric Colinet, Gérard Scorletti, E. Blanco, Dimitri Galayko, et al.. A clock network of distributed ADPLLs using an asymmetric comparison strategy. IEEE International Symposium on Circuit and Systems (ISCAS'10), May 2010, Paris, France. pp.3212-3215, ⟨10.1109/ISCAS.2010.5537932⟩. ⟨hal-00520988⟩

Export

BibTeX TEI DC DCterms EndNote

Share

Metrics

Record views

1075

Files downloads

252

Contact

support.ccsd.cnrs.fr
hal.support@ccsd.cnrs.fr
Logo CCSD