E. G. Friedman, Clock distribution networks in synchronous digital integrated circuits, Proceedings of the IEEE, pp.665-692, 2001.
DOI : 10.1109/5.929649

M. Saint-laurent and M. Swaminathan, A multi-PLL clock distribution architecture for gigascale integration, Proceedings IEEE Computer Society Workshop on VLSI 2001. Emerging Technologies for VLSI Systems, pp.30-35, 2001.
DOI : 10.1109/IWV.2001.923136

G. A. Pratt and J. Nguyen, Distributed synchronous clocking, IEEE Transactions on Parallel and Distributed Systems, vol.6, issue.3, pp.314-328, 1995.
DOI : 10.1109/71.372779

V. Gutnik and A. P. Chandrakasan, Active GHz clock network using distributed PLLs, IEEE Journal of Solid-State Circuits, vol.35, issue.11, pp.1553-1560, 2000.
DOI : 10.1109/4.881199
URL : http://citeseerx.ist.psu.edu/viewdoc/summary?doi=10.1.1.59.434

A. Korniienko, E. Colinet, G. Scorletti, and E. Blanco, H? loop shaping control for distributed PLL network, IEEE Ph.D. Research in Microelectronics, pp.336-339, 2009.
URL : https://hal.archives-ouvertes.fr/hal-00411525

J. A. Tierno and A. V. Rylyakov, A Wide Power Supply Range (0.5V? 1.3V) Wide Tuning Range (500 MHz?8 GHz) All Static CMOS All Digital PLL in 65 nm SOI, Proceedings of ISSCC, 2007.