G. A. Pratt and J. Nguyen, Distributed synchronous clocking, IEEE Transactions on Parallel and Distributed Systems, vol.6, issue.3, pp.314-342, 1995.
DOI : 10.1109/71.372779

V. Gutnik and A. P. Chandrakasan, Active GHz clock network using distributed PLLs, IEEE Journal of Solid-State Circuits, vol.35, issue.11, pp.1553-60, 2000.
DOI : 10.1109/4.881199

S. Al-araji, Z. Hussain, and M. , Digital Phase Lock Loops - Architectures and Applications, 2006.

G. Feng, Stability analysis of piecewise discrete-time linear systems, IEEE Transactions on Automatic Control, vol.47, issue.7, pp.1108-1120, 2002.
DOI : 10.1109/TAC.2002.800666

M. Johansson and A. Rantzer, Computation of piecewise quadratic Lyapunov functions for hybrid systems, IEEE Transactions on Automatic Control, vol.43, issue.4, pp.555-559, 1998.
DOI : 10.1109/9.664157

R. Flynn and O. Feely, Limit cycles in Digital Bang-Bang PLLs, 2007 18th European Conference on Circuit Theory and Design, pp.731-734, 2007.
DOI : 10.1109/ECCTD.2007.4529700

M. Curtin and P. O-'brien, Phase Locked Loops for High-Frequency Receivers and Transmitters-3, Analog Dialogue (Analog Devices), 1999.