G. A. Pratt and J. Nguyen, Distributed Synchronous Clocking, IEEE Trans. Parallel and Distributed Systems, 1995.

R. B. Staszewski and P. T. Balsara, Phase-domain all-digital phase-locked loop, IEEE Transactions on Circuits and Systems II: Express Briefs, vol.52, issue.3, pp.159-163, 2005.
DOI : 10.1109/TCSII.2004.842067

V. Gutnik and A. P. Chandrakasan, Active GHz clock network using distributed PLLs, IEEE Journal of Solid-State Circuits, vol.35, issue.11, pp.1553-1560, 2000.
DOI : 10.1109/4.881199

J. A. Tierno, A. Rylyakov, and D. J. Friedman, A Wide Power Supply Range, Wide Tuning Range, All Static CMOS All Digital PLL in 65 nm SOI, IEEE Journal of Solid-State Circuits, vol.43, issue.1, pp.42-51, 2008.
DOI : 10.1109/JSSC.2007.910966

C. C. Chung and C. Y. Lee, An All-Digital Phase-Locked Loop for High- Speed Clock Generation, IEEE Symp. Circuits and Syst, pp.697-682, 2002.

P. M. Levine and G. W. Roberts, A calibration technique for a high-resolution flash time-to-digital converter, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512), pp.253-256, 2004.
DOI : 10.1109/ISCAS.2004.1328179

L. Dai, Design of Low-Phase-Noise CMOS Ring Oscillators, IEEE Trans. Circuits and Syst. II, vol.49, pp.328-338, 2002.