Skip to Main content Skip to Navigation
Conference papers

A Design Approach for Networks of Self-Sampled All-Digital Phase-Locked Loops

Abstract : This paper addresses the problem of the stability and the performance analysis of N-nodes Cartesian networks of self-sampled all digital phase-locked loops. It can be demonstrated that under certain conditions (such as filter coefficients value) a global and a local synchronization can be obtained. Our approach to find the optimal conditions consists in analyzing an corresponding linear average system of the Cartesian network rather than constructing a piecewise-linear system which is extremely difficult to analysis. The constructed corresponding system takes into account the non-linearity of the network and especially the self-sampling property. It is then analyzed by linear performance criteria such as modulus margin to guarantee a robust stability of the Cartesian network. The reliability of our approach is proved by transient simulations in networks of different sizes.
Complete list of metadata

Cited literature [7 references]  Display  Hide  Download
Contributor : Karine El Rassi Connect in order to contact the contributor
Submitted on : Monday, October 17, 2011 - 12:14:13 PM
Last modification on : Friday, January 8, 2021 - 5:32:07 PM
Long-term archiving on: : Wednesday, January 18, 2012 - 2:25:30 AM


Files produced by the author(s)



Jean-Michel Akré, Jérôme Juillard, Mohammad Javidan, Eldar Zianbetov, Dimitri Galayko, et al.. A Design Approach for Networks of Self-Sampled All-Digital Phase-Locked Loops. 20th European Conference on Circuit theory and Design (ECCTD'11), Aug 2011, Linköping, Sweden. pp.725-728, ⟨10.1109/ECCTD.2011.6043646⟩. ⟨hal-00633011⟩



Les métriques sont temporairement indisponibles