Skip to Main content Skip to Navigation
Journal articles

Synchronization Analysis of Networks of Self-sampled All-Digital Phase-Locked Loops

Abstract : This paper analyses the stability of the synchronized state in Cartesian networks of identical all-digital phase-locked loops (ADPLLs) for clock distribution applications. Such networks consist in Cartesian grids of digitally-controlled oscillator nodes, where each node communicates only with its nearest neighbors. Under certain conditions, we show that the whole network may synchronize both in phase and frequency. A key aspect of this study lies in the fact that, in the absence of an absolute reference clock, the loop-filter in each ADPLL is operated on the irregular rising edges of the local oscillator and consequently, does not use the same operands depending on whether the local clock is leading or lagging. Under simple assumptions, these networks of so-called "self-sampled" all-digital phase-locked-loops (SS-ADPLLs) can be described as piecewise-linear systems, the stability of which is notoriously difficult to establish. The main contribution of this paper is a simple design rule that must be met by the coefficients of each loop-filter in order to achieve synchronization in a Cartesian network of arbitrary size. Transient simulations indicate that this necessary synchronization condition may also be sufficient for a specific (but important) class of SS-ADPLLs. A synthesis of the different approaches that have been conducted in the study of the synchronization of SS-ADPLLs is also done.
Complete list of metadata

Cited literature [18 references]  Display  Hide  Download
Contributor : Alexandra Siebert Connect in order to contact the contributor
Submitted on : Friday, October 5, 2012 - 1:13:08 PM
Last modification on : Friday, January 8, 2021 - 5:32:07 PM
Long-term archiving on: : Sunday, January 6, 2013 - 2:30:09 AM


Files produced by the author(s)



Jean-Michel Akre, Jérôme Juillard, Dimitri Galayko, Eric Colinet. Synchronization Analysis of Networks of Self-sampled All-Digital Phase-Locked Loops. IEEE Transactions on Circuits and Systems Part 1 Fundamental Theory and Applications, Institute of Electrical and Electronics Engineers (IEEE), 2012, 59 (4), pp.708-720. ⟨10.1109/TCSI.2011.2169745⟩. ⟨hal-00695843⟩



Les métriques sont temporairement indisponibles