Skip to Main content Skip to Navigation
Journal articles

A gm/ID-Based Noise Optimization for CMOS Folded-Cascode Operational Amplifier

Abstract : Noise optimization is a challenging problem for nanoscale metal–oxide–silicon field-effect transistor circuits. This brief presents a technique that uses transconductance-to-drain current $(g_{m}/I_{D})$-dependent transistor-noise parameters to explore the design space and to evaluate tradeoff decisions. An expression for the corner frequency of the folded-cascode amplifier is derived. The design process demonstrated in this brief using the folded-cascode amplifier is applicable to a wide class of amplifier circuits.
Complete list of metadata
Contributor : Alexandra Siebert Connect in order to contact the contributor
Submitted on : Tuesday, October 14, 2014 - 2:25:55 PM
Last modification on : Monday, December 14, 2020 - 12:38:05 PM


  • HAL Id : hal-01074273, version 1



Jack Ou, Pietro Maris Ferreira. A gm/ID-Based Noise Optimization for CMOS Folded-Cascode Operational Amplifier. IEEE Transactions on Circuits and Systems Part 2 Analog and Digital Signal Processing, Institute of Electrical and Electronics Engineers (IEEE), 2014, 61 (10), pp.783 - 787. ⟨hal-01074273⟩



Les métriques sont temporairement indisponibles