Skip to Main content Skip to Navigation
Conference papers

A 1.62GS/s Time-Interleaved SAR ADC with fully digital background mismatch calibration achieving interleaving spurs below 70dBFS

Abstract : Today's applications such as broadband satellite receivers, cable TVs, and software-defined radios require highly efficient ADCs with high sampling rates and high resolutions. A time-interleaved ADC (TIADC) is a popular architecture used to achieve this goal. However, this structure suffers from mismatches between the sub-converters, which cause errors on the output signal, and more significantly, decrease the SFDR. These mismatches can be a severe limitation in applications such as satellite reception, where both narrowband and wideband signals are used. This paper introduces digital derivative-based estimation of timing mismatches. Gain, offset and skew mismatch calibrations are performed entirely in the digital domain through equalization.
Complete list of metadatas

Cited literature [4 references]  Display  Hide  Download

https://hal-supelec.archives-ouvertes.fr/hal-01075055
Contributor : Alexandra Siebert <>
Submitted on : Monday, January 19, 2015 - 4:36:50 PM
Last modification on : Thursday, June 11, 2020 - 5:04:04 PM
Long-term archiving on: : Monday, April 20, 2015 - 11:01:30 AM

File

ISSCC final.pdf
Files produced by the author(s)

Identifiers

Citation

Nicolas Le Dortz, J.-P. Blanc, Thierry Simon, Sarah Verhaeren, E. Rouat, et al.. A 1.62GS/s Time-Interleaved SAR ADC with fully digital background mismatch calibration achieving interleaving spurs below 70dBFS. ISSCC 2014, Feb 2014, San Franscisco, United States. pp.386-388, ⟨10.1109/ISSCC.2014.6757481⟩. ⟨hal-01075055⟩

Share

Metrics

Record views

948

Files downloads

824