D. Stepanovic and B. Nikolic, A 2.8 GS/s 44.6 mW Time-Interleaved ADC Achieving 50.9 dB SNDR and 3 dB Effective Resolution Bandwidth of 1.5 GHz in 65 nm CMOS, IEEE Journal of Solid-State Circuits, vol.48, issue.4, pp.971-982, 2013.
DOI : 10.1109/JSSC.2013.2239005

J. Bach, Capacitive Array, 2005.

S. L. Tual, Integrated capacitive device and integrated analog digital converter comprising such a device, 2011.

V. Divi and G. Wornell, Blind Calibration of Timing Skew in Time-Interleaved Analog-to-Digital Converters, IEEE Journal of Selected Topics in Signal Processing, vol.3, issue.3, pp.509-522, 2009.
DOI : 10.1109/JSTSP.2009.2020269