, Exynos 5 octa
,
,
Exploration of performance and energy trade-offs for heterogeneous multicore architectures, 2019. ,
Electronic system-level synthesis methodologies, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.28, issue.10, pp.1517-1530, 2009. ,
, IEEE standard SystemC language reference manual, IEEE computer society, 1666.
Static scheduling of synchronous data flow programs for digital signal processing, IEEE Transactions on Computers, C, vol.36, issue.1, pp.24-35, 1987. ,
Kees Vissers, and Ed Deprettere. A methodology for architecture exploration of heterogeneous signal processing systems, vol.29, pp.197-207, 2001. ,
A systematic approach to exploring embedded system architectures at multiple abstraction levels, IEEE Transactions on Computers, vol.55, issue.2, pp.99-112, 2006. ,
A hybrid task mapping algorithm for heterogeneous mpsocs, ACM Transactions on Embedded Computing Systems (TECS), vol.14, issue.1, p.14, 2015. ,
A survey and comparative study of hard and soft real-time dynamic resource allocation strategies for multi-/many-core systems, ACM Computing Surveys (CSUR), vol.50, issue.2, p.24, 2017. ,
A hybrid strategy for mapping multiple throughput-constrained applications on MPSoCs, Proceedings of the 14th international conference on Compilers, architectures and synthesis for embedded systems, pp.175-184, 2011. ,
Resource and throughput aware execution trace analysis for efficient run-time mapping on mpsocs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol.35, issue.1, pp.72-85, 2016. ,
A design-time/run-time application mapping methodology for predictable execution time in mpsocs, ACM Transactions on Embedded Computing Systems (TECS), vol.17, issue.5, p.89, 2018. ,
Energy-efficient scheduling for moldable real-time tasks on heterogeneous computing platforms, Journal of Systems Architecture, vol.74, pp.46-60, 2017. ,
URL : https://hal.archives-ouvertes.fr/hal-01436209